ayabusa/Numworks-zeta-os
1
0
Fork 0
mirror of https://github.com/ayabusa/Numworks-zeta-os.git synced 2024-11-21 10:43:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

added some thing (again) for the clock (see TODO)(broken)

Browse Source
This commit is contained in:
ayabusa 2024-04-19 12:37:35 +02:00
parent 9f13512c03
commit f597ef0805
1 changed files with 21 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
numworks_port/src/Laplace/clock.c
View File

@ -35,6 +35,27 @@ void init_clock(){
// Now we can enable PLL
RCC->CR |= RCC_CR_PLLON;
// Enable Overdrive (idk what it is) and wait
PWR->CR1 |= PWR_CR1_ODEN;
while (!(PWR->CSR1 & PWR_CSR1_ODRDY)) {};
// Same for ODSWEN
PWR->CR1 |= PWR_CR1_ODSWEN;
while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY)) {};
// Select voltage scale (scale 1 = 0b11)
PWR->CR1 |= 0b00000000000000001100000000000000;
while (!(PWR->CSR1 & PWR_CSR1_VOSRDY)) {};
// Set Latency to 7 wait state (paragraph from Upsilon)
// Enable Prefetching, and ART
/* After reset the Flash runs as fast as the CPU. When we clock the CPU faster
* the flash memory cannot follow and therefore flash memory accesses need to
* wait a little bit.
* The spec tells us that at 2.8V and over 210MHz the flash expects 7 WS. */
// clear in first place
FLASH->ACR &= ~(0b0000 0000 0000 0000
0000 0011 0000 1111);
}
/* OLD